Login / Signup
Offset calibrating comparator array for 1.2-V, 6bit, 4-Gsample/s flash ADCs using 0.13μm generic CMOS technology.
Hiroyuki Okada
Yasuyuki Hashimoto
Kohji Sakata
Toshiro Tsukada
Koichiro Ishibashi
Published in:
ESSCIRC (2003)
Keyphrases
</>
cmos technology
spl times
random access memory
low voltage
low power
image sensor
embedded dram
power consumption
flip flops
parallel processing
low cost
mixed signal
high speed
design considerations
silicon on insulator
imaging systems
application specific
video camera
video coding