Login / Signup
An 18-Mb, 12.3-GB/s CMOS pipeline-burst cache SRAM with 1.54 Gb/s/pin.
Cangsang Zhao
Uddalak Bhattacharya
Martin Denham
Jim Kolousek
Yi Lu
Yong-Gee Ng
Novat Nintunze
Kamal Sarkez
Hemmige D. Varadarajan
Published in:
IEEE J. Solid State Circuits (1999)
Keyphrases
</>
high speed
power consumption
low power
low cost
response time
focal plane