Exploring architecture parameters for dual-output LUT based FPGAs.

Zhenghong JiangColin Yu LinLiqun YangFei WangHaigang Yang
Published in: FPL (2014)
Keyphrases