Login / Signup
Estimating Area Efficiency of Antifuse Based Channelled FPGA Architectures.
Mahesh Mehendale
Kaushik Roy
Published in:
VLSI Design (1993)
Keyphrases
</>
signal processing
computational efficiency
search engine
information systems
high speed
high efficiency
real time
neural network
real world
machine learning
knowledge base
hardware implementation
highly efficient
accurate estimation
parallel hardware