Login / Signup

A hierarchical analysis methodology for chip-level power delivery with realizable model reduction.

Yu-Min LeeCharlie Chung-Ping Chen
Published in: ASP-DAC (2003)
Keyphrases