Login / Signup
Inversion/Non-inversion Implementation for an 11, 424 Gate-Count Dynamic Optically Reconfigurable Gate Array VLSI.
Shinichi Kato
Minoru Watanabe
Published in:
SAMOS (2009)
Keyphrases
</>
gate array
low power
cmos technology
image reconstruction
logic circuits
low cost
signal processing
vlsi implementation
hardware implementation
vlsi architecture
high speed
dynamic environments
efficient implementation
power consumption
general purpose
data sets
vlsi design
laplace transform
object oriented