• search
    search
  • reviewers
    reviewers
  • feeds
    feeds
  • assignments
    assignments
  • settings
  • logout

Programmable Local Clock SET Filtering for SEE-Resistant FPGA.

Aurélien AlacchiPierre-Emmanuel Gaillardon
Published in: IEEE Trans. Circuits Syst. II Express Briefs (2022)
Keyphrases
  • real time
  • high speed
  • image processing
  • low cost
  • neural network
  • machine learning
  • general purpose
  • databases
  • information retrieval
  • multiscale
  • training set
  • feature set
  • hierarchical structure