Login / Signup
Programmable Local Clock SET Filtering for SEE-Resistant FPGA.
Aurélien Alacchi
Pierre-Emmanuel Gaillardon
Published in:
IEEE Trans. Circuits Syst. II Express Briefs (2022)
Keyphrases
</>
real time
high speed
image processing
low cost
neural network
machine learning
general purpose
databases
information retrieval
multiscale
training set
feature set
hierarchical structure