Login / Signup

A charge limiting and redistribution method for delay line locking in multi-output clock generation.

Yury AntonovKari StadiusJussi Ryynänen
Published in: ISCAS (2017)
Keyphrases