Login / Signup
Vector sets for exhaustive testing of logic circuits.
Gadiel Seroussi
Nader H. Bshouty
Published in:
IEEE Trans. Inf. Theory (1988)
Keyphrases
</>
logic circuits
low power
functional decomposition
tunnel diode
neural network
low cost
gate array