Login / Signup

A reduced jitter-sensitivity clock generation technique for continuous-time ΣΔ modulators.

Yang JiangKim-Fai WongChen-Yan CaiSai-Weng SinSeng-Pan URui Paulo Martins
Published in: APCCAS (2010)
Keyphrases