An Efficient Antilogarithmic Converter by Using Correction Scheme for DSP Processor.

Published in: Traitement du Signal (2020)

Keyphrases

high speed
signal processing
systolic array
parallel architecture
databases
bi directional
detection scheme
error detection
image processing
image compression
parallel processing
digital signal