Login / Signup

PEFSL: A deployment Pipeline for Embedded Few-Shot Learning on a FPGA SoC.

Lucas GrativolLubin GauthierMathieu LéonardonJérémy MorlierAntoine Lavrard-MeyerGuillaume MullerVirginie FresseMatthieu Arzel
Published in: ISCAS (2024)
Keyphrases