Hardware architecture of an Internet Protocol Version 6 processor.

Boris Traskov Ulrich Langenbach Klaus Hofmann Peter Gregorius

Published in: SoCC (2014)

Keyphrases

hardware architecture
internet protocol
processing elements
end to end
hardware implementation
ip networks
xilinx virtex
tcp ip
communication networks
field programmable gate array
high speed
image processing
wireless networks
associative memory