Login / Signup
A 12 Bit 500 MS/s Sub-2 Radix SAR ADC for a Time-Interleaved 8 GS/s ADC in 28 nm CMOS.
Frowin Buballa
Sebastian Linnhoff
Michael Reinhold
Friedel Gerfers
Published in:
ISCAS (2021)
Keyphrases
</>
analog to digital converter
image sensor
low power
cmos image sensor
single chip
image processing
pattern matching
fourier transform
floating point
cmos technology
bit parallel