Very-Low-Voltage Testing for Weak CMOS Logic ICs.

Hong Hao Edward J. McCluskey

Published in: ITC (1993)

Keyphrases

low voltage
random access memory
design considerations
power line
cmos technology
power management
multi valued
delay insensitive
image processing
learning environment
digital images
low power