Login / Signup
Exploiting data-level parallelism for energy-efficient implementation of LDPC decoders and DCT on an FPGA.
Xiaoheng Chen
Venkatesh Akella
Published in:
ACM Trans. Reconfigurable Technol. Syst. (2011)
Keyphrases
</>
efficient implementation
data structure
data processing
hardware implementation
motion estimation
general purpose
low cost
spatial domain