0.18-um CMOS Process Highly Sensitive Differential Optically Reconfigurable Gate Array VLSI.

Takahiro Watanabe Minoru Watanabe

Published in: ISVLSI (2012)

Keyphrases

gate array
low cost
signal processing
process model
hardware implementation
real world
artificial neural networks
development process