Fast true delay estimation during high level synthesis.

Published in: IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. (1996)