Login / Signup
An interprocedural code optimization technique for network processors using hardware multi-threading support.
Hanno Scharwächter
Manuel Hohenauer
Rainer Leupers
Gerd Ascheid
Heinrich Meyr
Published in:
DATE (2006)
Keyphrases
</>
multithreading
processor core
computational power
parallel computing
multi threaded
source code
highly efficient
low cost
instruction scheduling
multi core processors
high end
parallel processing
distributed memory
coarse grained
parallel architectures
computer architecture
shared memory
operating system
real time