• search
    search
  • reviewers
    reviewers
  • feeds
    feeds
  • assignments
    assignments
  • settings
  • logout

Efficient in-system RTL verification and debugging using FPGAs (abstract only).

Proshanta SahaChuck HaymesRalph BellofattoBernard BrezzoMohit KapurSameh W. Asaad
Published in: FPGA (2012)
Keyphrases
  • model based diagnosis
  • similarity measure
  • neural network
  • data mining
  • information retrieval
  • genetic algorithm
  • cost effective
  • computationally expensive
  • parallel architectures