Timing aware partitioning for multi-FPGA based logic simulation using top-down selective hierarchy flattening.