Login / Signup
Optimal VLSI Delay Tuning by Space Tapering With Clock-Tree Application.
Eyal Sarfati
Binyamin Frankel
Yitzhak Birk
Shmuel Wimer
Published in:
IEEE Trans. Circuits Syst. I Regul. Pap. (2017)
Keyphrases
</>
signal processing
high speed
low dimensional
index structure
space time
closed form
data sets
neural network
genetic algorithm
search space
low cost
b tree
tree structures
linear space