High Level Modeling of Channel-Based Asynchronous Circuits Using Verilog.

Arash Saifhashemi Peter A. Beerel

Published in: CPA (2005)

Keyphrases

asynchronous circuits
high level
low level
delay insensitive
model checking
lower level
data sets
information retrieval
higher level
process algebra