Login / Signup
Fast multiplier bit-product matrix reduction using bit-ordering and parity generation.
Ben C. Drerup
Earl E. Swartzlander Jr.
Published in:
J. VLSI Signal Process. (1994)
Keyphrases
</>
error correcting codes
clustering algorithm
hardware implementation
error correction
magnetic tape