Login / Signup

A 16-Bit 2 MS/s Cyclic-pipelined ADC with Calibration for Inter-stage Amplification.

Jinge MaYanjin LyuYuanqi Hu
Published in: APCCAS (2022)
Keyphrases
  • camera calibration
  • analog to digital converter
  • data flow
  • learning stage
  • focal length
  • stereo camera
  • small animal