Login / Signup

A Technique Using PUFs for Protecting Circuit Layout Designs against Reverse Engineering.

Dai YamamotoMasahiko TakenakaKazuo SakiyamaNaoya Torii
Published in: IWSEC (2014)
Keyphrases