Login / Signup

On How to Design Dataflow FPGA-Based Accelerators for Convolutional Neural Networks.

Giuseppe NataleMarco BacisMarco Domenico Santambrogio
Published in: ISVLSI (2017)
Keyphrases
  • convolutional neural networks
  • design methodology
  • hardware design
  • case study
  • face detection
  • design decisions
  • single chip