A monolithic 156 Mb/s clock and data recovery PLL circuit using the sample-and-hold technique.
Noboru IshiharaYukio AkazawaPublished in: IEEE J. Solid State Circuits (1994)
Keyphrases
- data analysis
- data collection
- database
- data samples
- prior knowledge
- data processing
- training data
- raw data
- data sets
- data quality
- times faster
- test data
- missing data
- data mining techniques
- small number
- data structure
- neural network
- input data
- computer systems
- motion estimation
- data sources
- original data
- data objects
- high quality
- complex data