A low-power clock and data recovery circuit for 2.5 Gb/s SDH receivers.

Andrea Pallotta Francesco Centurelli Alessandro Trifiletti

Published in: ISLPED (2000)

Keyphrases

high speed
low power
power consumption
low cost
single chip
real time
computer systems
message passing
cmos technology
logic circuits
power reduction