Login / Signup

Low-Latency Double Point Multiplication Architecture Using Differential Addition Chain Over $GF(2^m)$.

Taha ShahroodiSiavash Bayat SarmadiHatameh Mosanaei-Boorani
Published in: IEEE Trans. Circuits Syst. I Regul. Pap. (2019)
Keyphrases
  • low latency
  • high bandwidth
  • high speed
  • real time
  • highly efficient
  • high throughput
  • virtual machine
  • massive scale
  • data sets
  • information systems
  • relational databases
  • efficient implementation
  • stream processing