Login / Signup

High-level model of a WDMA passive optical bus for a reconfigurable multiprocessor system.

Vince E. BorosAleksandar D. RakicSri Parameswaran
Published in: DAC (2000)
Keyphrases