Login / Signup

STEP: a unified design methodology for secure test and IP core protection.

Pranav YeolekarRishad A. ShafikJimson MathewDhiraj K. PradhanSaraju P. Mohanty
Published in: ACM Great Lakes Symposium on VLSI (2012)
Keyphrases