Login / Signup

Joint background calibration of gain and timing mismatch errors with low hardware cost for time-interleaved ADCs.

Jie ZhangHong ZhangBo YangRuizhi Zhang
Published in: IET Circuits Devices Syst. (2019)
Keyphrases