Login / Signup

A Four-Channel 32-Gb/s Transceiver With Current-Recycling Output Driver and On-Chip AC Coupling in 65-nm CMOS Process.

Taeho KimSungchun JangSungwoo KimSang-Hyeok ChuJiheon ParkDeog-Kyoon Jeong
Published in: IEEE Trans. Circuits Syst. II Express Briefs (2014)
Keyphrases
  • high speed
  • low cost
  • multi channel
  • multiple input
  • ultra wideband
  • phase locked loop