Login / Signup

A Phase-Locked Loop with 30% Jitter Reduction Using Separate Regulators.

Tzung-Je LeeChua-Chin Wang
Published in: VLSI Design (2008)
Keyphrases
  • phase locked loop
  • packet loss
  • real time
  • data reduction
  • genetic algorithm
  • computational complexity
  • reduction method