Login / Signup
An Implementation Technique of Multi-Cycled Arithmetic Functions For a Dynamically Reconfigurable Processor.
Miwa Miyata
Hideyuki Tsuchiya
Yuichiro Shibata
Kiyoshi Oguri
Published in:
FPL (2006)
Keyphrases
</>
computer architecture
parallel architecture
instruction set
database
databases
high speed
parallel processing
efficient implementation
implementation details
memory management
arithmetic operations
functional language