Login / Signup

decimator implemented by a new circuit technique using floating-gate MOS transistors.

Mats HøvinDag T. WislandYngvar BergTor Sverre Lande
Published in: ISCAS (5) (2002)
Keyphrases
  • circuit design
  • high speed
  • floating gate
  • data sets
  • multiscale