On the Design of Minimum Length Fault Tests for Combinational Circuits.

L. W. Bearnson Chester C. Carroll

Published in: IEEE Trans. Computers (1971)

Keyphrases

logic circuits
circuit design
minimum length
genetic algorithm
fault diagnosis
high level synthesis
d objects
co occurrence