Semi-formal verification of VHDL-AMS descriptions.

Published in: ISCAS (5) (2002)

Keyphrases

formal verification
model checking
symbolic model checking
bounded model checking
model checker
automated verification
hardware implementation
high level
natural language descriptions
program slicing
hardware design
signal processing
functional verification