A Synthesisable Quasi-Delay Insensitive Result Forwarding Unit for an Asynchronous Processor.

Luis A. Tarazona Doug A. Edwards Luis A. Plana

Published in: DSD (2009)

Keyphrases

delay insensitive
asynchronous circuits
parallel processing
real time
data sets
genetic algorithm
high speed
low power