Login / Signup
A Novel Architecture to Identify the Microprocessor Chips by Implanting Timing-Fault Execution Unit.
Xiaoping Huang
Jianfeng An
Published in:
CSE (2013)
Keyphrases
</>
high speed
functional units
real time
fault diagnosis
execution model
data flow
design methodology
software architecture
execution environment
special purpose hardware
ibm zenterprise
associative memory
high end
processing elements
processing units
instruction set
input output
expert systems
neural network