Scenario for catastrophic failure in interconnect structures under chip package interaction.
Masaki OmiyaShoji KamiyaNobuyuki ShishidoKozo KoiwaHisashi SatoMasahiro NishidaTakashi SuzukiTomoji NakamuraToshiaki SuzukiTakeshi NokuoPublished in: IRPS (2015)