Login / Signup

Assignment of inter-die signals in a simplified wiring model for die-stacking SiP designs.

Jin-Tai Yan
Published in: Integr. (2015)
Keyphrases