Login / Signup
Critical Block Scheduling: A Thread-Level Parallelizing Mechanism for a Heterogeneous Chip Multiprocessor Architecture.
Slo-Li Chu
Published in:
LCPC (2007)
Keyphrases
</>
multiprocessor architecture
production system
scheduling problem
high speed
low cost
higher level
scheduling algorithm
high density
grid environment
real time
image compression
round robin
wafer fabrication