Login / Signup

An approach to high-level synthesis system validation using formally verified transformations.

Rajesh RadhakrishnanElena TeicaRanga Vemuri
Published in: HLDVT (2000)
Keyphrases
  • high level synthesis
  • parallel architecture
  • design space exploration
  • machine learning
  • image processing
  • case study
  • higher order