Login / Signup

Regularization of hierarchical VHDL-AMS models using bipartite graphs.

Jochen MadesManfred Glesner
Published in: DAC (2002)
Keyphrases
  • bipartite graph
  • data sets
  • maximum matching
  • probabilistic model
  • model selection
  • integrated circuit