Compiling VHDL into a high-level synthesis design representation.

Petru Eles Krzysztof Kuchcinski Zebo Peng Marius Minea

Published in: EURO-DAC (1992)

Keyphrases

high level synthesis
case study
circuit design
hardware design
pairwise
design process
computer aided
parallel architecture