• search
    search
  • reviewers
    reviewers
  • feeds
    feeds
  • assignments
    assignments
  • settings
  • logout

Reduced Voltage Scaling in Clock Distribution Networks.

Khader MohammadAyman DodinBao LiuSos S. Agaian
Published in: VLSI Design (2009)
Keyphrases
  • distribution networks
  • duty cycle
  • power system
  • lead time
  • high speed
  • significantly reduced
  • power consumption
  • real time
  • multi agent
  • low voltage
  • high voltage