Sign in

Design and characterisation of an AES chip embedding countermeasures.

Jacques J. A. FournierJean-Baptiste RigaudSylvain BouquetBruno RobissonAssia TriaJean-Max DutertreMichel Agoyan
Published in: Int. J. Intell. Eng. Informatics (2011)
Keyphrases
  • countermeasures
  • single chip
  • design process
  • database
  • evolvable hardware
  • chip design
  • databases
  • high speed
  • information security
  • physical design
  • vlsi implementation