Login / Signup
High Coverage Analog Wafer-Probe Test Design and Co-optimization with Assembled-Package Test to Minimize Overall Test Cost.
Soumendu Bhattacharya
Abhijit Chatterjee
Published in:
VTS (2003)
Keyphrases
</>
real time
wide range
design process
global optimization
experimental design
vlsi architecture